



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/787,139	06/13/2001	Honchin En	Q63452	6279

23373 7590 12/29/2005  
SUGHRUE MION, PLLC  
2100 PENNSYLVANIA AVENUE, N.W.  
SUITE 800  
WASHINGTON, DC 20037

EXAMINER
NORRIS, JEREMY C

ART UNIT	PAPER NUMBER
2841	

DATE MAILED: 12/29/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

AK

<b>Office Action Summary</b>	<b>Application No.</b> 09/787,139	<b>Applicant(s)</b> EN ET AL.	
	<b>Examiner</b> Jeremy C. Norris	<b>Art Unit</b> 2841	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 07 December 2005.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 9-13, 23-26, 32, 37, 38, 40-46 and 48-63 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 9-13, 23, 25, 26, 48-53, 56 and 63 is/are allowed.
- 6) ☒ Claim(s) 24, 32, 37, 38, 40-42, 54, 55 and 57-62 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 15 August 2005 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☒ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>12/05</u> . | 6) <input type="checkbox"/> Other: _____  |

## **DETAILED ACTION**

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 24, 32, and 57 are rejected under 35 U.S.C. 102(e) as being anticipated by US 6,217,987 B1 (Ono)

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention “by another,” or by an appropriate showing under 37 CFR 1.131.

Examiner notes the limitation that the upper-layer conductor circuit be built “by a build up process” is a process limitation in a device claim and thus is considered only to the extent to which said limitation impact the structure of the device. Furthermore, it is well settled that the presence of process limitations in product claims, which product does not otherwise distinguish over the prior art, cannot impart patentability to that product. (*In re Thorpe*, 227 USPQ 964, 966 (Fed. Cir. 1985)).

Additionally, Examiner notes that the terms "upper" and "lower" are dependent on a particular orientation of the device and are not intrinsic properties. Thus any direction could be considered to be "upper" or "lower" as long as a consistent scheme is utilized.

Ono discloses a printed circuit board comprising a substrate board (1) formed with a lower layer conductor circuit (4, 11) and built thereon an upper layer conductor circuit (12, 13) with an inter layer resin insulating layer (2) interposed in between, with said upper layer conductor circuit and said lower layer conductor circuit being interconnected by via holes (6), wherein said lower layer conductor circuit has a roughened surface (11) on a side which contacts with said interlayer resin insulating layer, said upper layer conductor circuit comprises an electroless plated film (12) and an electroplated film (13) said interlayer resin insulating layer is provided with a roughened surface, with said electroless plated film being complementary to said roughened surface, and said interlayer resin insulating layer and said via holes are provided with the same electroless plated film, with said electroless plated film formed on the bottoms of said via holes having a thickness equal to 50 to 100% of the thickness of said electroless plated film on said interlayer resin insulating layer and said lower-layer conductor circuit and said electroless plated film formed on the bottom of said via hole are connected through said roughened surface of said lower-layer conductor (see fig. 14) [claim 24]

Similarly, Ono discloses, a multilayer printed circuit board comprising a core board (1) having on both sides conductor circuits (4, 11) and, over each of said

conductor circuits, buildup wiring layers comprising alternating an interlayer resin insulating layer (2) and a conductor layer (12, 13) thereon, wherein the conductor layers having a thickness of 10 to 30  $\mu\text{m}$  (see col. 31, lines 10-20) are interconnected by via holes (6), wherein said core board comprises a plated-through hole (9) and a copper-clad laminate, each of said conductor circuit comprises a copper foil (8) of said copper-clad laminate and a plated metal layer (11), wherein the thickness of said conductor circuit (18  $\mu\text{m}$ , see col. 29, lines 5-15) is not greater by more than 10  $\mu\text{m}$  than the thickness of said conductor layer (15  $\mu\text{m}$ , see col. 31, lines 10-20) on said interlayer resin insulating layer [claim 32], wherein said conductor circuit on said core board is a conductor layer interconnected with said plated-through hole [claim 57].

Claims 37, 40-46, and 62 are rejected under 35 U.S.C. 102(e) as being anticipated by US 5,699,613 (Chong)

Chong discloses, a multilayer printed circuit board comprising a core board (1) having on both sides conductor circuits (12, 14) and over each of said conductor circuits, a buildup wiring layer comprising alternating an interlayer resin insulating layer (23) and a conductor layer (31) thereon wherein said conductor layers are interconnected by via holes (26, 29), wherein said core board is a copper-clad laminate (see col. 3, lines 30-45) and is provided with plated through holes (16) each of said plated through holes has a through hole piercing through said core board having been plated (19) and filled with a filler (21), said conductor circuit comprise a copper foil of said copper-clad laminate and a plated film said via holes are formed immediately over

Art Unit: 2841

said plated through holes so as to cover the through holes in said plated through holes and are interconnected with said plated through holes [claim 37], wherein lower-layer via holes (31, 32) are disposed immediately over said plated-through holes, said plated-through holes being interconnected with said lower-layer via holes, and upper-layer via holes (34, 37) are disposed immediately over said lower-layer via holes, said upper-layer via holes being interconnected with said lower-layer via holes [claim 40].

Similarly, Chong discloses, multilayer printed circuit board comprising a core board (1) and, on both sides thereof, buildup wiring layers comprising alternating an interlayer resin insulating layer (23) and a conductor layer (31) thereon, wherein the conductor layers are interconnected by via holes (26), wherein said core board is provided with plated-through holes (16), each of said plated-through holes has a through hole piercing through said core board, having been plated (19) and filled with a filler (21), with the surfaces of said filler which are exposed from said plated-through holes being covered with said conductor layer provided with lower-layer via holes, and upper-layer via holes (34) are disposed immediately over said lower-layer via holes, said lower layer via holes being interconnected with said upper-layer via holes [claim 41].

Additionally Chong discloses, multilayer printed circuit board comprising a core board (1) and, on both sides thereof, buildup wiring layers comprising alternating an interlayer resin insulating layer (23) and a conductor layer (31) thereon, wherein the conductor layers are interconnected by via holes (26), wherein said core board is provided with plated-through holes (16), and lower-layer via holes are disposed to

cover-through holes of said plated-through holes, said plated-through holes being interconnected with said lower-layer via holes, and upper-layer via holes are disposed immediately over said lower-layer via holes, said upper-layer via holes being interconnected with said lower-layer via holes [claim 42], which comprises bumps (44) formed immediately above said plated-through holes [claim 43], wherein said lower-layer via holes are filled with metal (31) [claim 44], wherein valleys of said lower-layer via holes are filled with a conductive paste (32) [claim 45], wherein valleys of said lower-layer via holes are filled with a resin (32) [claim 46].

Also, Chong discloses, a multilayer printed circuit board comprising a core board (1) and, on both sides thereof, buildup wiring layers comprising alternating an interlayer resin insulating layer (23) and a conductor layer thereon (31), wherein the conductor layers are interconnected by via holes (26), wherein said core board is provided with plated-through holes (16), each of said plated-through holes has a through hole piercing through said core board, having been plated (19) and filled with a filler (21), with the surfaces of said filler which are exposed from said plated-through holes being covered with the conductor layers provided with lower-layer via holes, and said lower-layer via holes being interconnected with said plated-through holes via the conductor layer [claim 62].

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2841

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148

USPQ 459 (1966), that are applied for establishing a background for determining

obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claim 54 is rejected under 35 U.S.C. 103(a) as being obvious over Ono in view of US 4,642,163 (Greschner) .

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37 CFR 1.132 that any invention disclosed but not claimed in

the reference was derived from the inventor of this application and is thus not an invention "by another"; (2) a showing of a date of invention for the claimed subject matter of the application which corresponds to subject matter disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the application and reference are currently owned by the same party and that the inventor named in the application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in accordance with 37 CFR 1.321(c). This rejection might also be overcome by showing that the reference is disqualified under 35 U.S.C. 103(c) as prior art in a rejection under 35 U.S.C. 103(a). See MPEP § 706.02(I)(1) and § 706.02(I)(2).

Ono discloses the claimed invention as described above with respect to claim 24 except Ono does not specifically state that the electroless plating solution is formed from an electroless plating solution comprising tartaric acid or a salt thereof [claim 54]. However, it is well known in the art to use tartaric acid or salts thereof for electroless plating solutions as evidenced by Greschner (see col. 6, lines 15-20). Therefore, it would have been obvious, to one having ordinary skill in the art, at the time of invention, to use the solution taught by Greschner in the invention of Ono. The motivation for doing so would have been to easily manufacture the copper layer. Moreover, it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use as a matter of obvious design choice. *In re Leshin*, 125 USPQ 416.

Claim 38 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chong in view of US 5,258,094 (Furui).

Chong discloses the claimed invention as described above except Chong does not specifically state that the via holes have a diameter of not more than 200 $\mu$ m [claim 38]. However, it is well known in the art to drill via holes with a diameter of 200 $\mu$ m or less as evidenced by Furui (see col. 4, lines 30-35). Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to form the via holes in the invention of Chong to have a diameter of 200 $\mu$ m or less as is known in the art and evidenced by Furui. The motivation for doing so would have been to ensure a reliable electromechanical connection.

Claim 55 is rejected under 35 U.S.C. 103(a) as being obvious over Ono in view of Furui.

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not an invention "by another"; (2) a showing of a date of invention for the claimed subject matter of the application which corresponds to subject matter disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the application and

Art Unit: 2841

reference are currently owned by the same party and that the inventor named in the application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in accordance with 37 CFR 1.321(c). This rejection might also be overcome by showing that the reference is disqualified under 35 U.S.C. 103(c) as prior art in a rejection under 35 U.S.C. 103(a). See MPEP § 706.02(I)(1) and § 706.02(I)(2).

Ono discloses the claimed invention as described above except Ono does not specifically state that the via holes have a diameter of 80 $\mu$ m or less [claim 55].

However, it is well known in the art to drill via holes with a diameter of 80 $\mu$ m or less as evidenced by Furui (see col. 4, lines 30-35). Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to form the via holes in the invention of Ono to have a diameter of 80 $\mu$ m or less as is known in the art and evidenced by Furui. The motivation for doing so would have been to ensure a reliable electromechanical connection.

Claims 58 and 60 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chong in view of US 6,225,396 B1 (Watada).

Chong discloses the claimed invention as described above except Chong does not specifically state that the filler comprises SiO<sub>2</sub> beads having a maximum particle size of 15  $\mu$ m [claims 58, 60]. However, it is well known in the art to form a filler with SiO<sub>2</sub> beads having a maximum particle size of 15  $\mu$ m as evidenced by Watada (see col. 9, lines 50-65). Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to form the filler with SiO<sub>2</sub> beads having a maximum particle

size of 15  $\mu\text{m}$  in the invention of Chong as is known in the art and evidenced by Watada. The motivation for doing so would have been to make the device more resistant to failure due to heat (see Watada col. 3, lines 5-15).

Claims 59 and 61 are rejected under 35 U.S.C. 103(a) as being obvious over Chong in view of Ono.

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not an invention "by another"; (2) a showing of a date of invention for the claimed subject matter of the application which corresponds to subject matter disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the application and reference are currently owned by the same party and that the inventor named in the application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in accordance with 37 CFR 1.321(c). This rejection might also be overcome by showing that the reference is disqualified under 35 U.S.C. 103(c) as prior art in a rejection under 35 U.S.C. 103(a). See MPEP § 706.02(I)(1) and § 706.02(I)(2).

Chong discloses the claimed invention as described above except Chong does not specifically state that the conductor circuit on said core board have a roughened

layer on the surface [claims 59, 61]. However, it is well known in the art to form a roughened layer on the surface of conductor circuits as evidenced by Ono (see col. 8, lines 1-5). Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to form a roughened layer on the surface of the conductor circuits in the invention of Chong as is known in the art and evidenced by Ono. The motivation for doing so would have been to make the device more resistant to failure due to peeling.

### ***Response to Arguments***

Applicant's arguments with respect to claims 24, 32, 54 and 57 have been considered but are moot in view of the new ground(s) of rejection.

Applicant's arguments with respect to claim 32 have been considered but are moot in view of the new ground(s) of rejection.

Applicant's arguments filed with respect to claims 37, 38, 40-46, and 57 have been fully considered but they are not persuasive. Applicants allege that "According to Chong, vias 26 and 29 are formed on the through hole 16, but they do not cover the through hole 16. Here, Applicants seem to suggest that in order to meet the claimed invention a prior art must **fully** cover the through hole. However, this limitation is not what is currently claimed. Given the broadest reasonable interpretation consistent with the specification, the ordinarily skilled artisan would understand that even if the through hole is only partially covered, it is still indeed covered. If Applicants feel that this distinction is crucial to their claimed invention, the limitation should be explicitly stated in the claims. Applicants additionally allege that the invention of Chong has a polymer to

metal connection as opposed to a metal to metal connection. However, this argument is moot as a metal to metal connection is not required by the instantly claimed invention.

Applicant's arguments filed with respect to claims 23, 25, 26, 52, 53, 56, and 63 have been fully considered and are persuasive.

***Allowable Subject Matter***

Claims 9-13, 23, 25, 26, 48-52, 53, 56, and 63 are allowed.

Claims 9-13 and 48-51 are allowed.

The following is a statement of reasons for the indication of allowable subject matter: Claims 9, 11, and 12 state the limitation "wherein said copper film comprises an electroplated layer and has properties that (a) its crystallinity is such that the X-ray diffraction half-width of the (331) plane of copper is less than 0.3 deg". This limitation, in conjunction with the other claimed limitations was neither found to be disclosed in, nor suggested by the prior art. Claim 23 states the limitation "said electroless plated film in convex areas of said roughened surface being relatively greater in thickness than said electroless plated film in concaves areas of said roughened surface". This limitation, in conjunction with the other claimed features, was neither found to be disclosed in nor suggested by the prior art.

***Conclusion***

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeremy C. Norris whose telephone number is 571-272-1932. The examiner can normally be reached on Monday - Friday, 9:30 am - 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamand Cuneo can be reached on 571-272-1957. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JCSN



Vít Miska  
Primary Examiner